Abstract -In this paper, the advantages of GaN high electron mobility transistors (HEMTs) grown on native GaN over GaN/Si or GaN/sapphire substrates are investigated and correlated with epitaxial material quality. Transmission electron microscopy plan-view and cross-sectional analyses of GaN/GaN reveal dislocation densities below 1 × 10 6 cm −2 , which is at least three orders of magnitude lower than that of GaN/Si or GaN/sapphire. In the case of GaN/Si, the dislocations not only originate from the substrate/nucleation layer interface, but also the strain relief and isolation buffer stacks are main contributors to the dislocation density. GaN/GaN HEMTs show superior electrical and thermal performance and feature three orders of magnitude lower OFF-state leakage. The current collapse (also referred to as current dispersion or R ON -increase) after stress bias is less than 15% compared with 50% in the case of GaN/Si. A 2% drop of the ON-state current due to selfheating in dc operation when compared with 13% and 16% for GaN/Si and GaN/sapphire, respectively. The GaN/Si thermal performance becomes comparable to that of GaN/GaN only after substrate removal. Therefore, GaN/GaN provides high ON-state current, low OFF-state leakage current, minimal current collapse, and enhanced thermal power dissipation capability at the same time, which can directly be correlated with the absence of high dislocation density.
component in the system determining the overall performance, reliability, and efficiency of the whole system [2] . This promotes wide bandgap semiconductors, such as silicon carbide (SiC) and gallium nitride (GaN), as prime candidates to replace conventional silicon (Si) technology [3] . GaN-based high electron mobility transistors (HEMTs) are considered to serve as the future power semiconductor switches [4] at least for voltage operation range up to 650 V. However, the higher cost of GaN and poorer reliability compared with Si counterparts are two major obstacles hindering the much anticipated wide commercialization of GaN power switches [5] , [6] . The cost issue is addressed by the considerable development in GaN on large-area Si wafers (GaN/Si) epitaxy (up to 200-mm wafer diameter), which are capable of high-voltage operation with relatively low-leakage current [7] . However, GaN/Si is considered the worst case scenario in terms of epitaxial material quality, due to the larger thermal and lattice mismatch compared with the more conventional GaN/sapphire or GaN/SiC, which, in turn, yield a higher defect density in the order of ≈10 10 cm −2 , as compared with GaN/sapphire (≈10 9 cm −2 ) and GaN/SiC (≈10 9 cm −2 ). Therefore, the cost advantage of GaN epitaxy on foreign substrates is traded against a degraded epitaxial material quality compared with the ideal case of GaN epitaxial layers grown on native GaN [8] . The cost advantage of GaN on foreign substrates might then come at the expense of increasing or complicating the reliability issues as will also be shown in this paper.
The main GaN power HEMT-specific reliability problems and effects leading to long-term reliability problems are the increase in dynamic ON-resistance (R ON ) [9] , the OFF-state leakage currents, and the thermal power management. Those main reliability issues can be correlated with the quality of the epitaxial material [10] , [11] , exhibited by the dislocation density. Those issues can be reduced or eliminated with the use of a near dislocation-free material, such as GaN/GaN. The increase in R ON occurs due to charge trapping, mainly in the bulk of the material in the case of dc power switching [9] . The increase in R ON has a significant impact on the device and consequently on the whole system in terms of efficiency and switching performance [12] , [13] . Hence, this effect has to be taken into account during the system design stage. Previous work [14] suggests that the suppression of the current collapse (or dynamic R ON ) requires a controlled optimization of the leakage current in each epitaxial layer. However, this requires a very precise control of the leakage current paths in the individual epitaxial layers, which would be difficult and not reproducible if the threading dislocations act as leakage paths.
The fundamental approach of using GaN/GaN substrates instead of GaN on foreign substrates did indeed indicate an improved electrical performance [15] , as was also demonstrated by the authors in an earlier publication [16] . In this paper, the electrical and thermal analyses are extended beyond that earlier reported and supplemented with structural analysis by means of transmission electron microscopy (TEM) analyses. The significantly reduced dislocation density in GaN/GaN yielded significantly superior electronic and thermal properties of the HEMTs in dc and pulsed operation modes. In addition, it was evident that some of the measures taken in the epitaxy of GaN/Si substrates to reduce the residual stress in the wafer and to increase the operational voltage range will, in return, lead to an increase in the dynamic R ON value. Since other factors, such as unintentional doping and compensations layers, do also play a role in the final device performance, the GaN/GaN and GaN/sapphire samples have been grown in the same epitaxy reactor with identical epitaxial layers. The GaN/Si could not be acquired with the exact layers due to the need for a different and optimized epitaxy stack to grow GaN on the cubic silicon substrates.
II. ROLE OF THREADING DISLOCATIONS
IN GAN HEMTS The GaN HEMT system is based on a tight charge balance, where injection and trapping of electrons either near the surface of the device or in the bulk of the material (GaN buffer) are at the expense of the 2-D electron gas (2-DEG) density. In RF applications, where low OFF-state voltages and high frequencies are employed, the current collapse is dominated by charge injection and trapping on the surface [17] , while charge injection and trapping in the bulk are minimal. In power switching applications, however, the OFF-state operation voltage (blocking voltage) is much higher than in RF applications, while the operation frequencies are much lower (MHz compared with several GHz). This induces charge injection in the bulk of the material, especially when using a conductive Si substrate, which is usually grounded, therefore introducing not only a lateral field component between the source and drain but also a vertical component between the drain and the substrate. The current collapse in this case is dominated by trapping of bulk charges, which are not released before the next switching cycle [9] .
In general, in order for the carrier trapping process to occur, there should exist trapping centers as well as a path through which the electrons are transported to the trapping centers. In order to minimize the current collapse, either the density of trapping centers have to be minimized or the leakage paths conducting electrons to the trapping sites have to be inhibited. If this is not possible, then the detrapping process should be facilitated. A discharge path has to be made available for trapped electrons to be conducted away from the trapping centers toward the surface electrical contacts.
Trapping centers in GaN HEMTs can exist at the surface, which is usually inhibited using a proper surface passivation [18] or in the bulk of the material. These can be the compensated by doping species, such as carbon or iron, which are used to obtain an insulating GaN buffer (denoted here as C-GaN). Besides, trapping centers can also exist at the inner interfaces between different epitaxial layers or in dislocations and point defects throughout the bulk of the epitaxial layers. Typical GaN epitaxial layers on foreign substrates include the nucleation layer, the strain relief layers, the C-GaN buffer, and the unintentionally doped GaN (UID-GaN) buffer and AlGaN barrier. In Fig. 1 , a schematic of the typical epitaxial layers used on different substrates is depicted overlaid to the bright-field TEM BFTEM images showing the difference in the epitaxial layer's qualities for the different substrates. The path to charging can be a background conductivity due to unintentional doping or conductive threading dislocations. Therefore, threading dislocations can act as charging centers, and/or charging paths, depending on their type. Previous work has been dedicated to investigating the effect of threading dislocations on the leakage current and dynamic performance of the GaN material system [19] . Leakage currents have been successfully imaged along screw-type threading dislocations [20] , and edge-type threading dislocations have been shown to be responsible for electron trapping and mobility degradation in GaN material system [21] . Therefore, the existence of threading dislocations impacts the leakage current adversely and introduces electron trapping centers [22] . Besides, the presence of multiple interfaces with a high dislocations density as shown in Fig. 1 yields a lower effective thermal conductivity of the material due to phonon scattering and reflections at the interfaces and at dislocations [23] , [24] .
The current collapse due to charge trapping in the bulk can be modeled using a lumped-components RC equivalent circuit representing the coupling between the channel and the different trapping locations as depicted in Fig. 2 . The equivalent circuit is composed of resistive elements featuring the leakage current through the layers, either due to unintentional doping or due to conductive threading dislocations among other crystalline defects, whereas the capacitor elements represent the capacitive coupling between the layers. The strain relief layers are not considered in the equivalent circuit for the sake of simplicity. In the case of GaN/Si, many strain relief layers are usually employed, in addition to a relatively thick (>2 µm) C-GaN buffer layer. This, however, does not prevent from a high dislocation density, and, therefore, the existence of trapping centers and charging paths is inevitable. In this case, the current collapse severity can be reduced by increasing the leakage current in the channel layer toward the surface to release trapped electrons, as suggested in [14] . This implies that there would be a tradeoff between the leakage current in the HEMT and the severity of the current collapse, such that a simultaneous improvement in both parameters is not possible. However, this is only valid under the assumption that the limiting factor in the current collapse is the conduction to and from the trapping centers but not the trapping and detrapping processes themselves. Although this is true in some cases, the detrapping process of deep levels related to carbon, Ga-vacancies, and N-vacancies, among others, could be in the order of milliseconds to seconds Electrical equivalent circuit of the coupling between the 2-DEG channel and the most important trapping sites in the GaN material system.
depending on the position of the trap energy level within the bandgap, which makes the detrapping process itself the limiting factor [25] . This can be verified by looking at the case of an insulating substrate, such as sapphire, as will be shown in this paper, where current injection from the backside is minimal. In that case, the source of trapped electrons is not any more the substrate but the free carrier concentration in the channel layer and/or the surface contacts. Having an insulating substrate leads to the fact that the charging path is the same as the discharging path (through the channel layer and the surface of the device). The devices yet show a significant current collapse, implying that the detrapping process of carriers is, by itself, a limiting factor. It is important to note that in the case of semi-ON-state operation where the gate voltage is around the threshold voltage of the HEMTs, hot electron trapping process under high applied drain fields is pronounced. For this process, the trapping of electrons in the AlGaN barrier or in the gate dielectric causes, as well, current collapse, since charge balance requires the depletion of the 2-DEG channel accordingly. In this case, the path to charging the traps by hot electrons is independent of the discharging path, and, hence, a discrepancy between the dc drain current and the switched-mode drain current under high-voltage switching operation is to be expected. This, however, is not represented in Fig. 2 .
Based on the previous discussion, one can conclude that, in order to simultaneously achieve an improvement in the leakage current and in the dynamic performance of GaN HEMTs, the density of dislocations, acting as both charging centers and charging paths, needs to be reduced, as also shown in [26] . Current collapse would be reduced accordingly, however, without being completely suppressed, as will be shown in this paper. The presence of other parasitic leakage paths due to UID layers and carrier injection from the metal electrodes, and the trapping of those carriers in lattice imperfections caused by compensation doping would still cause current collapse. Ultimately, the use of highly resistive native GaN templates would reduce the threading dislocations density to a minimum and at the same time avoid the use of compensation doping, thus yielding HEMTs that are free of current collapse. The availability of such insulating GaN Bulk templates is, however, very limited until now.
III. EXPERIMENTAL WORK
The impact of threading dislocations on the device dc, dynamic, and thermal characteristics is investigated through a comparative study on GaN HEMTs fabricated on GaN epitaxial layers grown on different substrates. Semi-insulating 2-in GaN on HVPE native GaN substrates were overgrown in a metal-organic chemical vapor deposition reactor with 3.5-µm-thick C-GaN layers, followed by 400-nm UID-GaN (GaN channel) and 25-nm AlGaN barrier. Another set of 2-in GaN/sapphire wafers were overgrown with the same layers in the same reactor. In addition, 2-in GaN/sapphire wafers were externally acquired with similar buffer and barrier properties, and 6-in GaN/Si wafers were acquired from research-oriented and commercial suppliers, and included in the comparison. Since it is not possible to grow the same layers of GaN interlayers and GaN buffer on both the GaN/sapphire and GaN/GaN on the one hand, and GaN/Si on the other hand, the GaN/Si wafer epitaxial stack was based on meeting the specifications of minimal wafer bow, low-leakage current, and 600-V rating. All wafer types were then processed in the same device fabrication run with minimal process steps. Only simple test structures and HEMTs were used, in order not to induce material defects or degradation during the device fabrication steps. More details about the fabrication steps and the dc device performance of the resulting devices can be found in [16] . The 2-in wafers GaN/GaN and GaN/sapphire wafers included a compensated buffer layer with similar doping concentration but vary in the dislocation density depending on the substrate type. Free areas from the processed wafers were diced and analyzed by TEM using plan views and crosssectional views, while electrical and thermal characterization was conducted using dedicated test structures.
A. Structural Investigation
The dislocation density was estimated by using the TEM plan-view images of the surface, as shown in Fig. 3 . These are manifested by the streaks on the surface from [001] zone axes in two beam conditions. Note that the long black and white stripes in Fig. 3 refer to thickness contrast and are not related to the defects in the material. With this consideration, the defect density was estimated to be 2.7 × 10 9 cm −2 for GaN/Si, and 9 × 10 8 cm −2 for GaN/sapphire. In contrast, the dislocation density on the GaN/GaN was below the detection limit and therefore was estimated to be below 10 6 cm −2 .
Therefore, GaN/GaN does indeed have at least three orders of magnitude lower defect density than GaN/sapphire or GaN/Si. However, the defects imaged here are the defects reaching the surface of the sample and not necessarily the defects in the bulk which could be terminated before reaching the surface. Such defects can still play a role in current collapse, if extending from the substrate to the bulk of the material. The higher structural quality of GaN/GaN is confirmed with using cross sections as shown in Figs. 4 and 1(c) , without any evidence of threading dislocations. In the case of GaN/sapphire, the presence of such dislocations is obvious as depicted in Fig. 1(b) , while some terminate before reaching the surface and some extend all the way up to the surface.
A detailed analysis has been performed for the GaN/Si due to its complicated epitaxial structure. Starting with the GaN/Si, the full epitaxial stack is shown in Fig. 4(a) where the detailed layers stack is shown in Fig. 1(a) . The multiple layers needed for the strain relief as well as the compensation doping can be well identified in the TEM images. Given the large number of interfaces and for the sake of simplicity, only three interfaces will be discussed here. Initially, all the layers contained dislocations extending in some case all the way from the substrate to the surface. Some of the defects originate from the interfaces, such as interface I, as shown in detail in Fig. 4(b) . This interface is composed of an AlN spacer between two C-GaN layers. Interesting to observe was the presence of voids mixed with crystalline bridges across the interface. The AlN grows as islands; where islands meet they form V-shape defects, out of which dislocations are initiated. At the interface between the AlGaN buffer layer and the C-GaN buffer layer, denoted here as interface II and shown in detail in Fig. 4(c) , defects [parallel to the (001) plane] in the two layers are very common and could be inversion boundaries or stacking faults. The clearly visible interface II could be revealed by geometric phase analysis [27] (GPA) using the 002 reflection as shown in Fig. 4(d) .
From these observations, one can conclude that dislocations originated from inner interfaces and did not just propagate from the highly defective interface at the Si/nucleation layer interface. Fig. 4(d) depicts the so-called Interface III which is the transition layer between the epitaxial layers and the Si substrate. This layer is concluded to be amorphous, which could also be related to residual SiO 2 or Si x N y between the epitaxial layers and the Si substrate). However, the subsequent epitaxial layers had a crystalline structure. Some of the upper interfaces initiated a higher defect density than the interfaces close to the bottom. The defect density is reduced in the UID buffer compared with other interlayers. Therefore, it can be said that the strategies taken to mitigate the lattice and thermal mismatch between Si and GaN and to achieve certain isolation specifications might in fact cause increased leakage currents and might deteriorate the dynamic performance. The effect of the identified defect density is correlated next to the electrical performance. In Fig. 4 (e) and (f), the cross sections of GaN/sapphire and GaN/GaN, respectively, are shown. It is obvious that in GaN/sapphire, threading dislocations initiate at the sapphire/GaN interface where in GaN/GaN, no trace of threading dislocations could be detected.
B. Electrical Investigation
The difference in the structural quality between the three types of substrates is also reflected in the electrical performance of the test devices. Fig. 5 shows the dc output characteristics of a 100-µm HEMT with a gate length of 4 µm and a gate-drain distance of 15 µm. It is obvious that the GaN/GaN HEMT exhibits lower ON-resistance, higher saturation velocity, and lower self-heating and, thus, higher current density compared with those HEMTs on Si and sapphire substrates. It is worth mentioning that no optimization measures were conducted for the ohmic contacts so as to minimize the interference with the epitaxial material, hence yielding a conclusive comparative study. The four-terminal dc leakage current in OFF-state operation of the device under high drain bias with a grounded substrate is shown in Fig. 6 . In this measurement, the HEMT device is biased below pinch-off (V gs < V threshold ), and the drain bias is swept from 0 up to 600 V or up to the device breakdown. The GaN/GaN HEMT features the lowest leakage current level among the three types of samples. This low leakage can be correlated with the significantly lower dislocation density, which acts as current conduction paths, especially if compared with GaN/Sapphire II, which was grown in the same reactor with similar epitaxial layer design. It is worth mentioning that this leakage represents the total leakage current in the device, namely the vertical leakage current through the substrate and the lateral leakage current through the epitaxial and passivation layers. In the case of GaN/sapphire, the vertical leakage through the insulating sapphire substrate is very low, so that it is safe to assume that the leakage current in the case of GaN/sapphire is mainly lateral. In a previous publication [28] , the authors showed that the vertical component of the leakage current follows a space-charge-limited current by means of carrier injection from the backside electrode (substrate) into the material. The abundance of threading dislocations provides, on one hand, leakage current path which contribute to the total leakage current of the devices. On the other hand, the injected electrons are also susceptible to electron trapping mechanisms in the trapping centers residing in the material. Therefore, the leakage currents should also impact the dynamic performance of the device. This can be visualized by performing pulsed stress-bias measurement for the different samples under investigation. This stress-bias experiment is Fig. 7 . Normalized drain current measurement is plotted during the pulsed stress-bias experiment. Stress biases of 50 and 100 V have been chosen, and GaN/Si, GaN/sapphire, and GaN/GaN samples were applied (only the substrate type is depicted in the legend for simplicity). The HEMTs under test are 100 µm wide and have a gate length of 4 µm. The ON-state drain bias was limited to 0.1 V to be able to neglect the self-heating effects.
conducted on the GaN/Si I, GaN/Sapphire I, and native GaN (with referral to Fig. 6) . Fig. 7 depicts a pulsed stress measurement with a period of 100 ms and 50% duty cycle for the GaN/GaN, GaN/sapphire, and the GaN/Si sample. For all the pulsed measurements, the time between two consecutive measurement points is 1 ms, where the current is in pulsed mode to avoid self-heating effects. The stress bias is applied in the OFF-state of the device (with a grounded substrate except for the GaN/sapphire). The results in Fig. 7 show the degradation of the maximum ON-state current and its recovery during the ON-state half period as a function of the substrate type and the stress bias. GaN/GaN HEMTs were more robust to stress bias as compared with those on Si and sapphire substrates.
The GaN/sapphire sample exhibited a relatively large leakage current in the OFF-state, which, as mentioned previously, is composed of mainly lateral leakage current through the UID-GaN channel. If, as discussed in Section II, the current collapse is reduced by increasing the leakage current, one expects the GaN/sapphire to have less current collapse. This is true if GaN/sapphire is compared with GaN/Si but is the opposite in the case of GaN/GaN, since the current collapse was more severe than that of GaN/GaN. Therefore, it is necessary to take into consideration not only the charge transport mechanism and path but also the cpture/emission process itself. During OFF-state stress bias, the charge carriers are being trapped under high-bias conditions. In ON-state operation, the field in the epitaxial layers is much lower as compared with the case of the OFF-state stress bias, and trapped carriers are being emitted (thermally and by PooleFrenckel-assisted emission) from their trapping centers at a finite time constant which depends on the trap signature.
This implies that even by designing the epitaxial stack so that the vertical leakage current is suppressed and even if the UID-GaN channel layer is leaky, current collapse still occurs due to the presence of a high density of trapping centers. The ultimate solution to the current collapse phenomena would be to use a material of a fundamentally higher quality (lower threading dislocations density), which in this paper is represented by GaN/GaN substrates. In this case, electron conduction paths to the trapping centers are minimized, and the trapping centers density is reduced. This would yield lower leakage currents and simultaneously minimal current collapse as demonstrated in Figs. 6 and 7 . Therefore, a compromise between a higher leakage current and a lower current collapse is not necessary anymore. Statistical data for all the substrates have been produced confirming the trends presented in this paper but are excluded here due to the limited space.
C. Thermal Investigation
The effect of the epitaxial layer quality on the overall thermal properties of the device is investigated indirectly by monitoring the change in the device current under different thermal conditions, using two different techniques. In both the experiments, dies from the same processed wafers were used in addition to dies from the GaN/Si wafers, where the Si was thinned down to 44 µm (from the initial 1-mm thick Si), as well as dies where the Si was completely removed from the backside. In addition, a second GaN/GaN wafer from a different supplier was fabricated and added to the comparison. The dies were contacted to the thermal chuck using metalbased thermal glue.
In the first experiment, the drop in the ON-state current versus time was recorded for HEMTs with 2-W power dissipation (Fig. 8) . Here, the thermal chuck was at room temperature and acted as a heat sink. Therefore, the dies with the lower thermal resistance to the heat sink should show less current degradation. As Fig. 8 shows, the GaN/GaN HEMT exhibits a fairly stable thermal transient with a current drop less than 2%, as compared with 9%-13% for GaN/Si and 8%-16% for GaN/sapphire. The enhanced thermal dissipation in GaN/GaN is believed to be due to the higher epitaxial material quality. The higher quality is manifested in the absence of the amorphous nucleation/strain relief layers and the low defect density (as clearly shown in Fig. 1 ), which can effectively degrade the thermal conductivity. The thermal resistance is, therefore, not dominated by the thermal conductivity of the substrate itself but, as will be shown, also depends significantly on the crystalline material quality. This is supported by the observation of the thermal behavior of the GaN/sapphire, and the GaN/Si dies. It is worth noting that the devices returned to their original state when left to cool down for 30 min, which shows no permanent degradation in the devices.
For GaN/sapphire, a generally higher thermal resistance to the heat sink is expected due to the lower thermal conductivity of sapphire compared with that of GaN, which was also observed. However, the thermal transient response is different for GaN/sapphire from different suppliers, despite a similar epitaxial layer thickness (total of 4 µm) and substrate thickness (400 µm). This indicates that the thermal dissipation depends mainly on the substrate/nucleation layer interface quality, which was likely different in the different GaN/sapphire wafers.
For the GaN/Si case, the higher thermal conductivity of the Si substrate, compared with GaN and sapphire substrates, did not primarily impact the thermal dissipation capability. GaN/Si showed a thermal transient response comparable to that of the GaN/sapphire. It improved only slightly when the substrate thickness was drastically reduced from 1 mm to 44 µm. This indicates that the epitaxial layers with alternating interfaces and high dislocations density visualized in the TEM analysis introduce a significant thermal barrier, which dominates the overall thermal resistance to the substrate.
In order to eliminate the role of the substrate/thermal glue thermal boundary resistance, which could be different for different substrates, a second measurement configuration is conducted. In this configuration, the temperature chuck is swept between room temperature and 200°C, and the change in the drain current is monitored by measuring the HEMT transfer characteristics at each temperature. In this configuration, the dies with a higher channel degradation as a function of the backside temperature have the lowest thermal resistance, since the backside heat flow is conducted more efficiently to the channel causing current drop. In order to avoid device self-heating, the transfer characteristics were measured at low drain biases of 0.1 V, so that the dominant heat flow path is from the substrate to the channel. Fig. 9 shows the drop of the maximum current in dependence of the chuck temperature.
GaN/GaN HEMTs demonstrated the highest sensitivity to temperature, confirming the earlier observations in Fig. 8 of a lower overall thermal resistance. The native GaN substrates from different suppliers did not show a different thermal behavior. Interesting to observe was the lower thermal response of GaN/Si, especially if compared with GaN/sapphire, where GaN/sapphire was expected to have a lower thermal response due to the much higher thermal resistivity of the substrate. As shown in Fig. 9 , this was not the case, and thinning down the Si substrate did improve the thermal response only slightly. Only by completely removing the Si from the backside (and possibly the amorphous transition layer with it, though this could not be confirmed) did the GaN/Si die show a thermal response comparable to that of the GaN/GaN dies. Therefore, it can be assumed that the amorphous Si/transition layer interface dominates the thermal behavior of GaN/Si HEMTs. This layer is required Fig. 9 . Maximum current versus temperature for all samples under investigation including two different native GaN wafers from two different suppliers. All the samples under test had the same dimensions and were glued via thermally conductive glue to the temperature chuck. The measurements were conducted in a temperature-controlled clean room environment.
for the epitaxy of GaN/Si. Its effect on the thermal properties of the HEMT can only be avoided during the process by substrate removal. GaN/GaN, on the other hand, does not require such a process step. Table I summarizes the key findings of the HEMTs on different substrates where I ds,off is the three-terminal leakage current recorded at 200 V (in order to have a pronounced difference between the samples, since many samples converge to the compliance current set in the measurement setup at higher voltages), Dyn. R ON is the drop in the current after stress bias at 100 V, TDD is the threading dislocation density, and self-heating is the steady-state drop in the ON-state current due to self-heating effects. The epitaxial layer's column shows the similarity/difference between the different epitaxial layers stack on each substrate. In the case of GaN/Si, the epitaxial layer, denoted stack C, is different from those on GaN/GaN and GaN/sapphire grown in the same run (stack A). In addition, the acquired GaN/sapphire separately has a stack denoted stack B which is matched to stack A regarding the layer's sequence but with some variations. The missing parameters in any samples are denoted with a minus sign (−).
IV. CONCLUSION
In this paper, the approach of using GaN HEMTs on bulk GaN substrates as a solution to the reliability, leakage, and thermal limitations of GaN HEMTs is experimentally verified through a comparative study between HEMTs on different substrates (GaN, sapphire, and Si) from different suppliers. The better epitaxial layer quality of GaN/GaN, manifested in at least three orders of magnitude lower dislocation density as verified by TEM images, has a very noticeable effect on the device performance. GaN/GaN HEMTs demonstrated higher current densities, lower three-terminal OFF-state leakage, and lower current collapse. This demonstrates the possibility of simultaneously achieving low-leakage currents and low current collapse if the charging paths and trapping centers, considered here to be the threading dislocations, are effectively eliminated, as in the case of GaN/GaN. The extent of the role of dislocations in leakage and current collapse will be more visible by extending the dynamic measurements to include different stress times, temperatures, and techniques. However, in the case of GaN/Si, it is not expected to find an optimum test condition where the current collapse is minimum, due to the presence of required strain relief and isolation layers, with many interfaces and with different aluminum and doping concentrations. Each interface generates its own set of dislocations, which can all or partially play a role in the test configurations. The reduction of the dislocation density also impacts the thermal characteristics of the devices. The nucleation layer between the substrate and the GaN buffer dominates the thermal dissipation through the substrate, but despite having the same nucleation layer in the GaN/GaN HEMT, the thermal dissipation was noticeably more efficient than GaN/Si and GaN/sapphire. This indicates an initially perfect crystalline nucleation layer and consequently much less defective GaN buffer.
